A Practical Guide to Signal Integrity in High-Speed Rigid PCB Design
7 min
- Signal Integrity Basics:
- When to Worry About Signal Integrity?
- How to test Signal Integrity:
- Eye Diagram Analysis:
- How to Solve Signal Integrity Issues:
- Conclusion:
We use the term signal integrity a lot, what actually is it? Is it something related to signal parameters or system parameters? In easy words when a signal travels through a piece of wire or transmission line some parameter gets changed from where it is transmitted and where it received. In case of high speed signals the signal loss is even more, which rises to the problem of data losing and signal corrupting. So what type of signal is getting disturbed and how is it getting changed? We have discussed the 4 main phenomena why the signal changes its properties during transmission.
And coming to the second question, what type of signal: basically if high frequency there should be zeroes and ones which are switching at a higher rate. If any 0 becomes 1 and 1 becomes 0 there will be data loss. Yeah there are some code correction techniques also but that is the topic for another day. To solve this problem we have to consider factors like stackup design and impedance control in mind. Design teams can improve the integrity by pushing for ever-smaller form factors devices. Which also reduces the parasitic effects in the signal. Here in this article we will see the fundamentals of signal integrity, layout strategies and ways to fully solve or eliminate this.
Signal Integrity Basics:
Traces act as straightforward connections at low frequencies. These same traces, however, function as transmission lines at high frequencies, causing ringing, reflections, crosstalk, and other undesirable consequences. Achieving dependable communication between high-speed ICs requires maintaining appropriate signal integrity.
Several factors that fall under several categories might cause a signal's quality to deteriorate on a circuit board. All of the aforementioned criteria are covered in other articles here as well. You should be mindful of these four primary areas of poor signal integrity:
1) Electromagnetic Interference (EMI):
EMI is a type of interference brought on by undesired electrical impulses, according to the fundamentals of PCB design.If high-speed transmissions are not adequately controlled, they can result in electromagnetic interference (EMI) and signal loss. In essence, it is a form of antenna effect, whereby the electromagnetic interference of one chip interferes with that of the second chip and continues in all designs. Missing return pathways are the cause of this kind of issue. See our in-depth EMI article to learn more.
2) Unintentional Electromagnetic Coupling (Crosstalk):
Unintentional interactions between signals on tightly routed wires can result in crosstalk, which could cause one signal to interfere with another. Consider two discussions taking place next to one other. Speakers may become distracted if they are too near to one another and overhear one another. Similar to this, interference can occur when traces on a circuit board are too close together because one signal may inadvertently "hear" another.
3) Simultaneous Switching Noise (Ground Bounce):
When a circuit board has a lot of components that alternate between high and low states, the voltage level could not go back to the ground potential as it should when it goes low. The signal's low state might be mistakenly seen as a high state if the low state's voltage level bounces too high. When many of these occur at the same time, the circuit may malfunction and cause erroneous or duplicate switching.
4) Impedance Mismatch:
According to the fundamentals of signal integrity, an impedance mismatch happens when there are variations in the electrical resistance (impedance) along a trace. This is especially important for high-speed signals that enter or exit an integrated circuit. Signal distortion results from reflections of the signal caused by this discrepancy. Visit our in-depth post here to learn more about impedance mismatch.
When to Worry About Signal Integrity?
Technically, any design will have some issues with signal integrity, but unless you are working with high speed digital signals, these issues usually don't affect a product's operation or produce excessive noise. Not every PCB needs to be designed using high-speed methods. To find out if your design fits within this category, follow these steps:
- Maximum frequency content (Fm) exceeds 50 MHz
- Fastest rise/fall time (Tr) is less than 10ns
- Data transfer rate is greater than 20 Mbps
- Using the approximation: Fm ≈ 0.5/Tr
How to test Signal Integrity:
S-parameter measurements using a vector network analyzer (VNA) and eye diagram testing using a standard test bitstream are two of the most crucial tests for digital systems, while there are other tests that may be carried out to assess signal integrity. While an oscilloscope is often used for bit error rate calculations and eye diagrams, certain VNAs are capable of producing eye diagrams.
For assessing digital channels, eye diagram measurements and extracted bit error rates are essential. They offer a summative assessment that makes it possible to quantify losses, ISI brought on by signal reflections, jitter, and the requirement for equalization adjustment.
Eye Diagram Analysis:
Yes it is the method to see signal integrity in real systems. What it does is, it takes the transmitter signal as reference and compares the signal with received one. Match the two and plot the output with the help of an eye. What type of EYE is it? How we can measure and calculate the signal integrity from here. All these questions are covered in a recent blog on eye diagrams.
Here we can only say, if the signal has more distortion then the shape of the eye is more closed. If the signal is the same as the input one, we get a perfect open eye. For the reference I have a diagram above, where you can see both the phenomena.
How to Solve Signal Integrity Issues:
Clearly defining ground and maintaining ground close to crucial lines during routing are key components of maintaining signal integrity. The majority of EMI and signal integrity issues may be resolved with a well-designed stackup, power and ground plane selection, and signal layer identification. Properly constructed stackups also have a significant positive impact on power integrity.
A common configuration including ground, power, and alternating signal layers. In addition to preventing reflections, a low-impedance return path with a well defined trace impedance and ground near signals also lowers EMI emission and reception and offers shielding from signals on various levels. Here are a few quick remarks and a guidance to solving the problem:
- Use Short, Direct Routes for high-speed signals.
- Avoid Acute Angles in trace routing to minimize impedance variations.
- Use Solid Ground Planes under signal layers for stable return paths.
- Length Match Differential Pairs to minimize skew.
- Minimize Layer Transitions use micro vias where possible.
Conclusion:
In conclusion, signal integrity will remain a crucial component of rigid PCB performance as electronic systems develop, particularly for high-speed designs. Engineers may guarantee reliable, fast connectivity in their designs by carefully regulating impedance, lowering reflections, limiting crosstalk, and selecting the appropriate materials.
Partnering with a professional manufacturer like JLCPCB, which offers impedance-controlled PCB fabrication with high-speed stack-up support, can significantly improve your chances of getting it right the first time. You can even use the free JLCPCB Impedance Calculator to optimize your design before production.
Modern electrical devices perform better, are more reliable, and reach the market faster when SI analysis is incorporated early in the PCB design process. Data corruption, elevated bit error rates (BER), or noncompliance with electromagnetic compatibility (EMC) standards are all signs of poor SI.
Popular Articles
Keep Learning
Ensuring Smooth Signal Transitions for Superior High-Speed PCB Performance
Key Takeaways High-speed signal transitions via vias often cause reflections, stubs, and return path issues. Backdrilling effectively removes via stubs for signals above 5–10 Gbps. Ensure continuous return paths with stitching vias or capacitors at every layer change. Tune via impedance with proper antipad design and 3D simulation. Minimize layer changes on critical nets and always validate with EM tools. Have you ever laid out a nice, perfectly length-matched trace on the top layer only to have your ......
How to Choose and Place Decoupling Capacitors for PCB Design
Every digital PCB depends on decoupling capacitors, yet a surprising number of boards still suffer from voltage dips, glitches, and electromagnetic interference (EMI) issues caused by one simple mistake: incorrect placement or selection. This guide walks through what decoupling capacitors do, how to choose the right value, where to place them, and which layout mistakes to avoid, so your next board runs clean on the first try. Key Takeaways Place one decoupling capacitor near each IC's power pin. Use 1......
Understanding DC 5V Input in PCB Design: Key Considerations
Note Correct Input: Power 5V through USB or header pins, as barrel jacks require at least 6.5V. Trace Sizing: Use 1.3mm traces on 1oz copper for 2A loads to keep voltage within 5%. Regulator Choice: Use LDOs for low-current analog circuits and Buck regulators for loads over 1A. Thermal Design: Place 0.3mm drill thermal vias on a 1.0mm grid under power ICs. Input Protection: Safeguard 5V inputs with a 5.6V TVS diode and a PPTC resettable fuse. DC 5V input is a critical aspect of PCB design, ensuring vo......
Optimizing Power Nets for Stable and Efficient High-Performance PCBs
Key Takeaways Power Nets as Systems: It is a complete copper network of planes, pours, traces, and vias built to deliver clean, stable voltage. Control IR Drop: Copper resistance causes voltage drop. Use wider traces, solid pours, or heavier copper (2 oz+) to stay within voltage tolerances. Minimize Loop Area: Place decoupling capacitors close to power pins with short, wide traces to handle fast transient currents. Scale Your Vias: A single 0.3mm via carries only 1 to 2A. High-current paths require pa......
Achieving Stable Power Delivery : Mastering PDN Impedance in High-Performance PCBs
Key Takeaways PDN impedance directly determines voltage stability under load. Keep it low and flat. Calculate your target: Z_target = (V_dd × Ripple%) / I_transient — typically single-digit milliohms. Prioritize close power-ground planes, short via connections, and strategic decoupling placement. Avoid anti-resonance peaks; a smooth curve matters more than raw capacitance. Precise manufacturing (copper thickness, dielectric control) is essential to match simulation results. There's no point in using a......
Phase Matching in High-Speed PCB Design: Achieving Signal Integrity with Precision Manufacturing
Key Takeaways Phase matching controls electrical trace length in high-speed PCBs to maintain precise signal timing and phase relationships. Even 10–15 ps skew (roughly 1–2 mm difference) at 10 Gbps can collapse eye diagrams, raise bit error rates, and cause system failures. Dynamic phase matching maintains alignment throughout the entire signal path, accounting for bends, vias, and layer transitions. USB 3.x SuperSpeed interfaces commonly target intra-pair skew below 5 mils (0.13 mm) to maintain relia......
