How to Avoid Pitfalls in PCB Design
6 min
- Hole Size in Via Design
- Slot Holes in Via Design
- Hole Attributes in Via Design
- Trace Width and Spacing in Trace Design
- Hatched Copper Filling in Large Area Traces
- Uneven Copper Pour Distribution
- Copper Pour Design
- Conclusion
Designing a printed circuit board (PCB) requires careful attention to various factors to ensure a smooth manufacturing process and avoid potential pitfalls. From hole size and slot design to tra ce width and copper pour considerations, understanding these aspects is crucial for creating reliable and functional PCBs. In this article, we will explore some common pitfalls in PCB design and provide recommendations to overcome them.
Hole Size in Via Design
In PCB manufacturing, a 0.3 mm hole is considered standard, while holes smaller than 0.3 mm are classified as small holes.
Small holes can have several negative impacts on production:
Difficulty in Plating: Smaller holes are more likely to result in unplated or poorly plated holes. For small holes, JLCPCB uses a four-line low resistance process to ensure reliability.
Lower Processing Efficiency: Smaller holes require slower drilling speeds and shorter drill bits. Subsequently fewer boards are drilled at a time. Therefore, when designing, it's advisable to use holes larger than 0.3 mm, considering the use of small holes only when space is limited.
JLCPCB's minimum process capabilities:
Single/double-sided boards: 0.3 mm (inner diameter) / 0.45 mm (outer diameter)
Multilayer boards: 0.15 mm (inner diameter) / 0.25 mm (outer diameter)
Outer diameters should be 0.1 mm larger than the inner diameters, with a recommended difference of 0.15 mm or more.
Slot Holes in Via Design
Short Slots in PCB Drilling: Slots with a length less than twice their width are termed short slots. The optimal length-to-width ratio for short slots is length/width ≥ 2.5 (with a limit of ≥ 2).
Using Hot Air Solder Leveling for Long Slots: For slots selected for hot air solder leveling, it's recommended that one side of the slot hole has a minimum width of 0.4 mm (with an absolute minimum of 0.3 mm) or consider using gold immersion technology.
Hot air solder leveling involves high-pressure and high-temperature processing. Small slot widths can lead to plating peel-off.
Slots with copper plating on one side but no copper ring on the other side, particularly single-sided copper ring slot holes, are more prone to peel-off due to high-temperature stress.
For densely arranged slots, it's advised to use gold immersion technology.
Hole Attributes in Via Design
During design, hole sizes are categorized as VIA holes or PAD component holes, and it's crucial not to mix them.
VIA Holes: These typically serve the purpose of providing electrical connections between circuitry on both sides. During manufacturing, VIA holes are usually treated with soldermask, and JLCPCB does not specify VIA hole size tolerances during production.
PAD Component Holes: These are generally designed as component holes for soldering components.
Mixing them can lead to:
Mistakenly treating VIA holes as PAD component holes and selecting solder mask treatment can result in solder mask covering or clogging component holes, making it unsuitable for soldering. This also makes it difficult to control their size effectively.
Using PAD component holes as VIA holes will prevent the software from giving them soldermask, resulting in vias requiring soldermask treatment remaining uncovered.
Trace Width and Spacing in Trace Design
Thinner traces are not necessarily better; wider traces are preferable whenever conditions allow. Thinner traces have lower conductivity, a higher likelihood of breakage, and lowered yield rates.
Standard trace width and spacing: 4 mils for both. Anything narrower than 4 mils is considered thin.
JLCPCB's minimum trace width/spacing capabilities:
| 1 oz | Single/double-sided: 0.10/0.10 mm (4/4 mil) Multilayer: 0.09/0.09 mm (3.5/3.5 mil); 3 mil allowed in BGA fan-outs PCB coils: 0.254 mm |
| 2 oz | Double-sided: 0.16/0.16 mm (6.5/6.5 mil) Multilayer: 0.16/0.20 mm (6.5/8 mil) |
| 2.5 oz | Double-sided: 0.2/0.2 mm (8/8 mil) |
| 3.5 oz | Double-sided: 0.25/0.25 mm (10/10 mil) |
| 4.5 oz | Double-sided: 0.3/0.3 mm (12/12 mil) |
Hatched Copper Filling in Large Area Traces
When filling large areas with copper, avoid using small hatched grids as this can severely impact production. Choose solid copper fill or large grids instead of small ones. Small grids can lead to several issues:
Inadequate solder mask coverage, as illustrated.
AOI (Automated Optical Inspection) may not detect small grids and may result in errors.
Small grids can cause solder mask peeling, affecting conductivity.
If you must use grid copper filling or need to separate networks, ensure:
Grid line width/spacing is at least 0.254 mm.
There is at least 0.254 mm spacing between traces from the same net.
Uneven Copper Pour Distribution
Uneven Outer Layer Copper Pour: Uneven outer layer copper pouring affects plating current balance and may lead to excessive copper thickness or short circuits due to resin gathering.
Uneven Inner Layer Copper Pour:
In cases where the void area is too large, the resin glue on the PP accumulates and flows toward the copper-free area. This results in thinner boards, copper wrinkling, missing resin causing white spots, and delamination issues.
For products with strict thickness requirements in key areas like gold fingers, if the corresponding inner layer area is too spacious, it can lead to thinning in the gold finger region, poor contact with connector slots, and other problems.
Inconsistent copper coverage area ratios on different layers can also risk board warping.
Copper Pour Design
Avoid Leaving Void Areas: Try to fill copper in void areas whenever possible.
Keep Copper Away from Normal Trace Pads: Ensure that when routing traces, the distance between traces, copper areas, and drill holes is at least 0.5 mm or more. Use solid copper fill rather than small grid copper fill.
Copper pours must be present on all layers where gold finger connectors are located to ensure the thickness of the final board. Care should also be taken to avoid laminate structures with insufficient thickness.
Copper Under Antennas: Follow product design guidelines for copper placement in antenna areas to prevent interference.
Consistent Copper Pour on Both Sides: Ensure that copper is consistently poured on both sides and not left empty on one side.
These design considerations are essential for a smooth PCB manufacturing process and to avoid common pitfalls.
Also Read: Top 6 Custom PCBA Defects Engineers Must Avoid
Conclusion
A well-designed PCB will not only function reliably but also contribute to the overall success of your electronic product. So, take the time to familiarize yourself with these design considerations, incorporate them into your workflow, and enjoy the benefits of a smooth and efficient PCB manufacturing experience.
Popular Articles
Keep Learning
How to Design a PCB with Flux.ai (Step-by-Step Guide)
Key Takeaways This step-by-step Flux PCB design tutorial demonstrates the complete workflow by creating a compact 15 × 15 mm USB 2.0 hub, refining the layout, routing high-speed differential traces, and preparing manufacturing files for JLCPCB PCB fabrication and assembly. We are all hearing news; new AI models are being released every month. And it has finally reached the schematic editor. Flux.ai is a browser-based AI PCB design tool with a built-in AI agent that behaves like a junior hardware engin......
How to Design Your Own Keyboard PCB: From Layout to Firmware
Designing a custom keyboard PCB is one of the most rewarding entry points into practical electronics. You not only get a really useful product on your desk, but also you learn schematic capture, matrix scanning, footprint selection, USB, and firmware. Most of the hardware engineers use the same skills that show up on professional boards. This guide walks the entire build from choosing switches, wiring the diode matrix, adding the microcontroller and USB-C, laying out the board, and flashing QMK or VIA......
Don't Let Design Errors Ruin Your Hardware: The Complete Guide to PCB Design Verification
Key Takeaways PCB design verification is the systematic process of validating layouts against electrical, signal integrity, and manufacturing rules before production, preventing costly board respins and launch delays. Schematic verification through Electrical Rules Check (ERC) catches floating inputs, power shorts, and footprint mismatches before layout begins. Design Rule Checking (DRC) ensures trace widths, clearances, and via sizes comply with your fabricator's manufacturing tolerances, especially ......
How to Determine the Right PCB Voltage Clearance for Safe and Reliable Designs
Key Takeaways Clearance is the air gap; Creepage is the surface path — both essential for high-voltage safety. Base spacing on peak voltage and follow IPC-2221 / IEC 60664-1 standards. Major factors: voltage, pollution degree, CTI, altitude, and conductor location. Use isolation slots, guard rings, and conformal coating to optimize spacing. Always run clearance calculations, DFM checks, and Hipot testing before production. Why do two copper traces that work fine at 5V suddenly arc over and burn at 400......
Mastering PCB Footprints: Design Best Practices for Reliable Manufacturing
Key Takeaways A PCB footprint (land pattern) translates component datasheet dimensions into copper pads, solder mask openings, paste apertures, silkscreen, and clearance areas that enable reliable soldering and assembly. Follow IPC-7351 standards and manufacturer DFM rules for pad dimensions, spacing, and layer design to minimize defects like solder bridging, tombstoning, and cracked joints. Choose between through-hole (THT) and surface mount (SMT) footprints based on electrical needs, thermal perform......
How Copper Thieving Balances Your PCB for Better Manufacturing Results
Key Takeaways Copper thieving adds non-functional copper patterns (dots, squares, or crosshatch) to balance copper density across PCB layers. This effectively reduces uneven plating (from 20-30% to <10%), board warpage, inconsistent etching, and impedance issues, delivering tighter tolerances, better solder mask adhesion, higher yields, and lower costs. For best results, target 40-60% copper density per layer, maintain proper clearances, and ensure stackup symmetry. When done right, it transforms comp......
